<u>CS – 09 : Computer Organization & Architecture</u>

Objective: To understand hardware of computer and working of its peripherals.

Unit : 1

Digital Logic Circuits:

- Block diagram of Digital Computers
 - Logic Gates :
 - AND
 - o OR
 - INVERTER
 - o BUFFER
 - o NAND
 - o NOR
 - o XOR
 - o XNOR

- \circ $\;$ Above gates with graphic symbol, algebraic function and truth table
- Boolean Algebra:

Boolean Function, truth table, logic diagram, Boolean expression, Basic identities of Boolean algebra, DeMorgans Theorem, Complement of a function, simplification of Boolean expression using Boolean algebra.

Map Simplification :

minterms, adjacent squares, two, three and four variable function simplification, product of sum simplification, NAND and NOR implementation, Don't care conditions, example of map simplification using two, three and four variable, sum of product concept.

Unit : 2

<u>Combinational circuits, Flip flop and Sequential circuits:</u>

- Combinational Circuit:
 - o Block diagram of Combinational Circuit
 - \circ $\,$ analysis and design of combinational circuit like Half Adder and $\,$ Full Adder $\,$
- Flip Flops :
 - Concept of Clock pulse
 - o SR Flip-flop
 - o D Flip-flop
 - o JK Flip-flop
 - o T Flip-flop
 - Edge-Triggered
 - Master-slave Flip-flop
 - Excitation table of Flip-flop
- Sequential Circuit:
 - o Concept and meaning of Sequential circuit
 - Flip-flop Input equation
 - State table
 - State diagram
 - o example of Designing of different sequential circuit

Unit : 3

Digital Components:

- Integrated circuits:
 - Concept of IC, SSI, MSI, LSI, VLSI, TTL, ECL, MOS, CMOS
- Decoders:
 Concept of decoder, 2 to 4 line decoder, 3 to 8 line decoder, decoder with enable input, NAND gate decoder, Decoder expansion
- Encoders:
 Concept of encoder, Octal to binary encoder
- Multiplexer:
 Concept of Multiplexer, 2 to 1 line multiplexer, 4 to 1 line multiplexer, quadruple 2 to 1 line multiplexer
- De-multiplexer:
 - Concept of De-Multiplexer: 1 to 4 line de-multiplexer
- Register:
 - Concept of Register, loading of register, 4-bit register, register with parallel load, shift register, bidirectional shift register with parallel load,
- Counter:
 Concept of Binary counter, 4-bit synchronous binary counter, 4-bit binary counter with parallel load

Unit: 4

<u>Central Processing Unit:</u>

- Introduction of CPU
- Major components of CPU
- Concept of different Computer register
- Registers for the Basic Computer (DR, AR, AC, IR, PC, TR, INPR, OUTR)
- Register symbol, name, number of bits and function is brief
- General Register Organization
 - $\circ \quad \text{Control word} \quad$
- Stack Organization:
 - o Register stack
 - Memory stack
 - o Polish Notation
- Reverse Polish Notation

Unit: 5

Input-Output Organization and Memory Organization: Input-Output Organization:

- IO INTERFACE
 - \circ Concept of I/O interface
 - I/O Bus and Interface modules
- I/O versus Memory Bus, example of I/O interface unit
- DMA